PATENT AND TRADEMARK OFFICE

Unknown

VP070

APPLICANT(S)

INFORMATION DISCLOSURE CITATION (USE SEVERAL SHEETS IF NECESSARY) PAGE 1 OF 1

Barinder Singh Rai, et al. FILING DATE GROUP Herewith

Not Yet Assigned

		PAGE 1 OF 1	77.0.	nerewi	CII	1 100 16	t Assigned
				ATENT DOCUMENTS			FILING
E.I	·	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	DATE
K	. A	AA 2002/0135817	9/26/02	Wang			
#	A	6,401,186	6/4/02	Blodgett			
*		AC 6,370,611	4/9/02	Callison, et al.	<u> </u>		
A	A	AD 6,219,745	4/17/01	Strongin, et al.			
Y	A	AE 6,075,740	6/13/00	Leung			
A	A	5,883,855	3/16/99	Fujita			
A	A	AG 5,761,706	6/2/98	Kessler, et al.			
H	FA	5,659,713	8/19/97	Goodwin, et al.			
VA		5,499,355	3/12/96	Krishnamohan, et al.			
A	A	5,461,718	10/24/95	Tatosian, et al.			
14	A	5,146,582	9/8/92	Begun			
			FOREIG	N PATENT DOCUMENTS		,	I mp + MOT + MTON
E.I.		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
IF	AL	11-65920	3/9/99	Japan 			Abstract
	AM						
	AN						
	ΑO						
	ΑP						
	AQ						
		OTHER DOCUMENTS	INCLUDING	AUTHOR, TITLE, DATE, P	ERTINENT	PAGES, ETC.)	
A	Toshio Sunaga, et al., "An Eight-Bit Prefetch Circuit for High-Bandwidth DRAMS's", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 32, No. 1, January 1997, pp. 105-110.						
A	Toshio Sunaga, et al., "A Full Bit Prefetch Architecture for Synchronous DRAM's", <i>IEEE Journal of Solid State Circuits</i> , Vol. 30, No. 9, September 1995, pp. 998-1005						
A	, AI	Thomas Gleerup, et al., "M Computation/Memory Acc Hardware/Software Codes	ess Trade-Of	A', Proceedings of the Eigh	zation of Si hth Interna	DRAM: A Case tional Worksh	e Study of the nop on
EXA	MI	NER /		DATE CONSIDER	ED Q3	/13/01	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.